

Intel® Pentium® III and FC-PGA Celeron™ Processor/815E Chipset Universal Socket 370 Platform Customer Reference Board Schematics

Revision 1.05 - Fab C

TITLE	PAGE
COVER SHEET	1
BLOCK DIAGRAM	2
PGA370 PART 1 & 2	3,4
AGTL TERMINATION	5
CLOCK GENERATOR	6
GMCH PART 1 & 2	7,8
DIMM 1 & 2	9
DIMM 3	10
AGP	11
ICH PART 1 & 2	12,13
PCI 1 & 2	14
PCI 3	15
VIDEO BUS & CONNECTOR	16
FWH & UDMA100 IDE 1-2	17
USB 0-3	18
AC97 CODEC	19
AUDIO I/O	20
LPC I/O CONTROLLER & FDCL	21
WOR, WOL & 2S1P	22
KB, MS, GAME & IR	23
FRONT PANEL & CNR	24
ATX POWER & H/W MONITOR	25
VREGS: VDDQ, VCC1_8, AND VTT	26
VREGS: VCCVID, V1_8SB	27
VREGS: DUALS, 3.3SB, 2.5, VCMOS	28
SYSTEM CONFIGURATION	29
PU/PDR & UNUSED GATES	30
DECOUPLING CAPACITORS	31
INTERNAL DEBUG HEADERS	32
THERMTRIP	33

Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® 815E chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Alert on LAN is a result of the Intel-IBM Advanced Manageability Alliance and a trademark of IBM.


Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

Intel®, Pentium®, Pentium® III, Celeron™, are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.


*Other brands and names may be claimed as the property of others.

Copyright© 2001, Intel Corporation

****PLEASE NOTE THESE SCHEMATICS ARE SUBJECT TO CHANGE**

Document: Intel(R) 815E Chipset Universal Socket 370 CRB		
Page Name: Title Page		
Last Revised: Page: Thursday, November 29, 2001 Doc: Thursday, November 29, 2001		
	Platform Applications Engineering	
	1900 Prairie City Road Folsom, CA 95630	
	Revision:	1.05
		Page No:
		1 of 33

BLOCK DIAGRAM



Document: Intel(R) 815E Chipset Universal Socket 370 CRB

Page Name: Block Diagram

Last Revised: Page: Thursday, November 29, 2001
Doc: Thursday, November 29, 2001


intel Platform Applications Engineering
1900 Prairie City Road
Folsom, CA 95630

Revision:

1.05

Page No:

2 of 33



Document: Intel(R) 815E Chipset Universal Socket 370 CRB

Page Name: 370-pin Socket Part 1

Last Revised: Page: Thursday, November 29, 2001
Doc: Thursday, November 29, 2001


Platform Applications Engineering
1900 Prairie City Road
Folsom, CA 95630


Revision:


1.05


Page No:


3 of 33











































19 of 33









WAKE ON LAN




WAKE ON MODEM




Parallel Port






Game Port



Keyboard
Mouse

IR



Document: Intel(R) 815E Chipset Universal Socket 370 CRB

Page Name: PS/2, Game, and IR

Last Revised: Page: Thursday, November 29, 2001
Doc: Thursday, November 29, 2001




Platform Applications Engineering
1900 Prairie City Road
Folsom, CA 95630


Revision:

1.05

Page No:

23 of 33





Document: Intel(R) 815E Chipset Universal Socket 370 CRB

Page Name: ATX Power and HW Monitor

Last Revised: Page: Thursday, November 29, 2001
Doc: Thursday, November 29, 2001


intel Platform Applications Engineering
1900 Prairie City Road
Folsom, CA 95630


Revision:


1.05


Page No:


25 of 33











Document: Intel(R) 815E Chipset Universal Socket 370 CRB

Page Name: Internal Debug headers

Last Revised: Page: Thursday, November 29, 2001
Doc: Thursday, November 29, 2001



Platform Applications Engineering



1900 Prairie City Road
Folsom, CA 95630

Revision:

1.05

Page No:

32 of 33



Document: Intel(R) 815E Chipset Universal Socket 370 CRB		1
Page Name: Thermtrip		
Last Revised: Page: Thursday, November 29, 2001 Doc: Thursday, November 29, 2001		
	Platform Applications Engineering 1900 Prairie City Road Folsom, CA 95630	Revision: 1.05
		Page No: 33 of 33

www.s-manuals.com